Latency-Optimized Pam-4 Architecture For Next-Generation Pcie | Synopsys